Loading...
Images of Sindhu Gunasekar
(0 from 0 )1
0
0
News
Gunasekar - Latest News (India) - Site2Corp
site2corp.com
Optimal Selection of ATE Frequencies for Test Time Reduction Using Aperiodic Clock Sindhu Gunasekar Vishwani D. Agrawal. slideplayer.com • Wednesday
Network Profiles
LinkedIn: Sindhu Gunasekar | LinkedIn
View Sindhu Gunasekar's (India) professional profile on LinkedIn. LinkedIn is the world's largest business network, helping professionals like Sindhu Gunasekar ...
Business Profiles
Researchgate: Sindhu Gunasekar
Auburn, AL, United States
Related Documents
28th International Conference on VLSI Design, VLSID 2015, Bangalore,...
researchr.org
[doi] · Few Good Frequencies for Power-Constrained TestSindhu Gunasekar, Vishwani D. Agrawal [doi] · Using Boolean Tests to Improve ...
Sindhu Gunasekar - Academia.edu
independent.academia.edu
Academia.edu is a place to share and follow research.
A Maximum Power Algorithm to Find Frequencies for Aperiodic Clock...
www.deepdyve.com
DOI s A Maximum Power Algorithm to Find Fr equencies. for Aperiodic Clock Testing. Sindhu Gunasekar. 2. · Vishwani D. Agrawal. 1.
Scientific Publications
Search results for "Vishwani D. Agrawal" – FacetedDBLP
dblp.l3s.uni-hannover.de
1, Sindhu Gunasekar, Vishwani D. Agrawal · A Maximum Power Algorithm to Find Frequencies for Aperiodic Clock Testing. Search on Bibsonomy · J. Electronic ...
dblp: Journal of Electronic Testing, Volume 31
dblp.org
Bibliographic content of Journal of Electronic Testing, Volume 31
Publications
A Maximum Power Algorithm to Find Frequencies for Aperiodic Clock...
link.springer.com
The total logic activity produced in a digital circuit during testing, and hence the total energy consumed, is an invariant of a set of tests. Faster we co
Miscellaneous
Sindhu Gunasekar | LinkedIn
www.linkedin.com
View Sindhu Gunasekar’s professional profile on LinkedIn. LinkedIn is the world's largest business network, helping professionals like Sindhu Gunasekar discover ...
Wafer Cut and Rotation to Improve the Compound yield for 3D Wafer-...
slideplayer.com
3 Introduction What’s 3D IC? A chip in which two or more layers of active electronic components are integrated horizontally or vertically into a single...
Sindhu Gunasekar | Free Listening on SoundCloud
soundcloud.com
Listen to Sindhu Gunasekar | SoundCloud is an audio platform that lets you listen to what you love and share the sounds you create Followers. Stream...
Optimal Selection of ATE Frequencies for Test Time Reduction Using...
www.semanticscholar.org
Optimal Selection of ATE Frequencies for Test Time Reduction Using Aperiodic Clock. Sindhu Gunasekar, Vishwani D. Agrawal; NATW; 2014; View PDF; Cite; Save
Optimal Selection of ATE Frequencies for Test Time Reduction Using...
slideplayer.com
Background - Aperiodic clock test 3
A Maximum Power Algorithm to Find Frequencies for Aperiodic Clock...
www.springerprofessional.de
The total logic activity produced in a digital circuit during testing, and hence the total energy consumed, is an invariant of a set of tests. Faster
[PDF] Few Good Frequencies for Power-Constrained Test | Semantic...
www.semanticscholar.org
Few Good Frequencies for Power-Constrained Test. Sindhu Gunasekar and Vishwani D. Agrawal. Department of Electrical and Computer Engineering.
[PDF] A Maximum Power Algorithm to Find Frequencies for Aperiodic...
www.semanticscholar.org
Sindhu Gunasekar .edu. 1. Department of Electrical and Computer Engineering, Auburn. University, Auburn, AL ...
Looking for Auburn? Page 21 of HACHI
gohachi.com
Paul Imkamp · Zones Inc · Valaree Britton · Charles Anderson · Derek G. All Keys · Barbara Whatley · Sindhu Gunasekar · Info Auburn Rentals · < < prev · 1 .
Main Conference Program: Day 1 (January 5, 2015)
doczz.net
... Good Frequencies for Power-Constrained Test - Sindhu Gunasekar and Vishwani Agrawal Main Conference Program: Day 3 (January 7, 2015) Registration: ...
TDGS - "VLSI Design" - TDG Scholar
juliette.lsi.us.es
VLSI DesignFetch | Report | Google · Few Good Frequencies for Power-Constrained Test · Sindhu Gunasekar, Vishwani D. Agrawal.
TDGS - "D. Agrawal" - TDG Scholar
juliette.lsi.us.es
ICDEFetch | Report | Google · Few Good Frequencies for Power-Constrained Test · Sindhu Gunasekar, Vishwani D. Agrawal · VLSI Design ...
Just a moment...
www.rairarubiabooks.com
Finding Optimum Clock Frequencies for Aperiodic Test by. Sindhu Gunasekar. A thesis submitted to the Graduate Faculty of. Auburn University.
Related search requests for Sindhu Gunasekar
|
People Forename "Sindhu" (665) Name "Gunasekar" (23) |
sorted by relevance / date